Amendments to the Claims:

Claims 1-162 (canceled)

5 163. (currently amended) A chip package comprising:

a silicon substrate:

10

15

20

25

a first polymer layer;

a die between a first portion of said first polymer layer and a second portion of said first polymer layer, wherein said die has a top surface substantially coplanar with a top surface of said first portion and with a top surface of said second portion;

an adhesive material joining a backside of said die to said silicon substrate;

a first polymer layer on said silicon substrate, wherein said die is in a first opening in said first polymer layer;

a second polymer layer on <u>said top surface</u> a front side of said die and on said <u>top</u> surfaces of said first and second portions; polymer layer;

a first patterned metal layer <u>over on-said</u> second polymer layer, <u>and-over said front-side-top surface</u> of said die and over said <u>top surfaces of said first and second portions</u>, <u>first polymer layer</u>, wherein said first patterned metal layer is connected to said die through <u>a second-an</u> opening in said second polymer layer, <u>and-wherein said first patterned metal layer comprises electroplated copper</u>, <u>and wherein said first patterned metal layer comprises at least a part of a passive device comprising a portion directly over said top surface of said first portion;</u>

a third polymer layer <u>over on</u> said first patterned metal layer, over said second polymer layer, over said <u>front side top surface</u> of said die and over said <u>top surfaces of</u> said first and second portions; and <u>first polymer layer</u>;

a second patterned metal layer on said third polymer layer, over said front side of said die and over said first polymer layer, wherein said second patterned metal layer is connected to said first patterned metal layer through a third opening in said third polymer

5

20

layer, and wherein said second patterned metal layer comprises electroplated copper;

an insulating layer on said second patterned metal layer, on said third polymer layer, over said front side of said die and over said first polymer layer, wherein a fourth opening in said insulating layer is over a pad of said second patterned metal layer and exposes said pad; and

- a <u>metal</u> solder bump over said pad and directly over said <u>top surface of said</u> first <u>portion, polymer layer</u>, wherein said <u>solder metal</u> bump is connected to said <u>pad die</u> through said first patterned metal layer. <u>fourth opening</u>.
- 10 164. (currently amended) The chip package in claim 163, wherein said passive device comprises further comprising a resistor, comprising a portion directly over said first polymer layer.
- 165. (currently amended) The chip package in claim 163, wherein said passive device
 comprises further comprising a capacitor, comprising a portion directly over said first polymer layer.
 - 166. (previously presented) The chip package in claim 163, wherein said second polymer layer comprises polyimide.
 - 167. (previously presented) The chip package in claim 163, wherein said second polymer layer comprises benzocyclobutene (BCB).
- 168. (currently amended) The chip package in claim 163 <u>further comprising a second</u>
 patterned metal layer on said third polymer layer, over said top surface of said die and over said top surfaces of said first and second portions, wherein said second patterned metal layer comprises electroplated copper, wherein said second patterned metal layer is connected to said first patterned metal layer through an opening in said third polymer

5

10

25

layer, and wherein said metal bump is connected to said first patterned metal layer through said second patterned metal layer. , wherein said die comprises a first contact point under said second opening and exposed by said second opening, and a second contact point under a fifth opening in said second polymer layer and exposed by said fifth opening, and wherein said first contact point is connected to said second contact point through said first patterned metal layer.

- 169. (previously presented) The chip package in claim 163, wherein said third polymer layer comprises polyimide.
- 170. (previously presented) The chip package in claim 163, wherein said third polymer layer comprises benzocyclobutene (BCB).
- 171. (currently amended) The chip package in claim 163, wherein said metal bump

 comprises a solder. further comprising a passive device over said second polymer layer.
 - 172. (currently amended) The chip package in claim <u>163</u>, 171, wherein said passive device comprises an inductor. over said second polymer layer.
- 20 173. (currently amended) The chip package in claim <u>163</u>, <u>171</u>, wherein said <u>metal bump</u> comprises gold. passive device comprises a capacitor over said second polymer layer.
 - 174. (currently amended) The chip package in claim <u>163</u>, <u>171</u>, wherein said passive device comprises a <u>waveguide</u>. resistor over said second polymer layer.
 - 175. (currently amended) The chip package in claim <u>163, 171</u>, wherein said passive device comprises a filter. over said second polymer layer.

176. (currently amended) The chip package in claim 163 further comprising a substrate under said die and under said first and second portions. an inductor comprising a portion directly over said first polymer layer.

5 177. (currently amended) The chip package in claim 176, 163 wherein said substrate comprises silicon. further comprising a filter comprising a portion directly over said first polymer layer.

178. (currently amended) The chip package in claim 163, wherein said first polymer layer comprises <u>an epoxy</u>.

179. (currently amended) A chip package comprising:

a silicon substrate;

20

25

a first polymer layer;

a die between a first portion of said first polymer layer and a second portion of said first polymer layer, wherein said die has a top surface substantially coplanar with a top surface of said first portion and with a top surface of said second portion;

an adhesive material joining a backside of said die to said silicon substrate;
a first polymer layer on said silicon substrate, wherein said die is in a first opening in said first polymer layer;

a second polymer layer on <u>said top surface a front side</u> of said die and on said <u>top surfaces of said</u> first <u>and second portions</u>; <u>polymer layer</u>, <u>wherein a second opening in said second polymer layer is over a first pad of said die and exposes said first pad, and a third opening in said second polymer layer is over a second pad of said die and exposes said second pad; and</u>

a patterned metal layer <u>over on said</u> second polymer layer, over said <u>top surface front</u> side of said die and over said <u>top surfaces of said</u> first <u>and second portions</u>, <u>polymer layer</u>, <u>wherein said patterned metal layer comprises electroplated copper</u>, wherein said patterned

Appl. No. 10/755,042

Amdt. dated September 11, 2008

Reply to Office action of June 17, 2008

metal layer is connected to a said-first metal pad of said die through a first opening in said

second polymer layer, and to and a second metal pad pads of said die through said a

second opening in said second polymer layer, and third openings, and wherein said first

metal pad is connected to said second metal pad through said patterned metal layer; and -

a metal bump directly over said top surface of said first portion, wherein said metal

bump is connected to said die through said patterned metal layer.

180. (currently amended) The chip package in claim 179, wherein said first polymer layer

comprises an epoxy.

10

15

5

181. (currently amended) The chip package in claim 179, wherein said metal bump

comprises a solder. further comprising a capacitor comprising a portion directly over said-

first polymer layer.

182. (previously presented) The chip package in claim 179, wherein said second polymer

layer comprises polyimide.

183. (previously presented) The chip package in claim 179, wherein said second polymer

layer comprises benzocyclobutene (BCB).

20

184. (currently amended) The chip package in claim 179 further comprising a third

polymer layer on said patterned metal layer, on-over said second polymer layer, over said

front side top surface of said die and over said top surfaces of said first and second

portions. polymer layer.

25

185. (previously presented) The chip package in claim 184, wherein said third polymer

layer comprises polyimide.

6

186. (previously presented) The chip package in claim 184, wherein said third polymer layer comprises benzocyclobutene (BCB).

187. (currently amended) The chip package in claim 179, wherein said patterned metal layer comprises a ground bus connecting said first and second <u>metal</u> pads through said

first and second and third openings.

188. (currently amended) The chip package in claim 179, wherein said patterned metal

layer comprises a power bus connecting said first and second metal pads through said first

and second and third openings.

189. (currently amended) The chip package in claim 179, wherein said patterned metal

layer comprises a signal trace connecting said first and second metal pads through said

first and second and third openings.

15

20

25

5

190. (previously presented) The chip package in claim 179 further comprising a passive

device over said second polymer layer.

191. (previously presented) The chip package in claim 190, wherein said passive device

comprises an inductor over said second polymer layer.

192. (previously presented) The chip package in claim 190, wherein said passive device

comprises a capacitor over said second polymer layer.

193. (previously presented) The chip package in claim 190, wherein said passive device

comprises a resistor over said second polymer layer.

194. (currently amended) The chip package in claim 179 further comprising a <u>substrate</u>

7

Reply to Office action of June 17, 2008

under said die and under said first and second portions. solder bump directly over saidfirst polymer layer.

195. (currently amended) The chip package in claim 194, 179. wherein said substrate 5 comprises silicon. further comprising a gold bump directly over said first polymer layer.

196. (currently amended) The chip package in claim 179, wherein said patterned metal layer comprises electroplated copper. further comprising an inductor comprising a portion directly over said first polymer layer.

10

15

20

25

197. (currently amended) A chip package comprising:

a substrate;

a first polymer layer;

a die between a first portion of said first polymer layer and a second portion of said first polymer layer, wherein said die has a top surface substantially coplanar with a top surface of said first portion and with a top surface of said second portion;

an adhesive material joining a backside of said die to said substrate;

a first polymer layer on said substrate, wherein said die is in a first opening in said first polymer layer;

a second polymer layer on said top surface a front side of said die and on said top surfaces of said first and second portions; polymer layer, wherein a second opening insaid second polymer layer is over a first pad of said die and exposes said first pad, and a third opening in said second polymer layer is over a second pad of said die and exposessaid second pad; and

a patterned metal layer over on said second polymer layer, over said top surface front side of said die and over said top surfaces of said first and second portions, polymer layer, wherein said patterned metal layer comprises electroplated copper, and wherein said patterned metal layer comprises a ground bus connecting connected to said a first metal

10

15

25

pad of said die through a first opening in said second polymer layer, and to a second metal pad of said die pads-through a second opening in said second polymer layer, wherein said first metal pad is connected to said second metal pad through said ground bus; and said second and third openings.

- 5 <u>a metal bump directly over said top surface of said first portion, wherein said metal</u> bump is connected to said die through said patterned metal layer.
 - 198. (currently amended) The chip package in claim 197 further comprising an inductor over said second polymer layer. comprising a portion directly over said first polymer layer.
 - 199. (currently amended) The chip package in claim 197 further comprising a resistor over said second polymer layer. comprising a portion directly over said first polymer layer.
 - 200. (currently amended) The chip package in claim 197, wherein said first polymer layer comprises <u>an</u> epoxy.
- 201. (currently amended) The chip package in claim 197 further comprising a capacitor
 20 over said second polymer layer. comprising a portion directly over said first polymer layer.
 - 202. (previously presented) The chip package in claim 197, wherein said second polymer layer comprises polyimide.
 - 203. (previously presented) The chip package in claim 197 further comprising a third polymer layer on said patterned metal layer.

Appl. No. 10/755,042 Amdt. dated September 11, 2008

Reply to Office action of June 17, 2008

204. (previously presented) The chip package in claim 197, wherein said second polymer

layer comprises benzocyclobutene (BCB).

205. (currently amended) The chip package in claim 197, wherein said metal bump

comprises further comprising a solder, bump directly over said first polymer layer.

206. (currently amended) The chip package in claim 197 further comprising a substrate

under said die and under said first and second portions. passive device over said second

polymer layer.

10

15

5

207. (currently amended) The chip package in claim 206, wherein said <u>substrate</u>

comprises silicon, passive device comprises an inductor over said second polymer layer.

208. (currently amended) The chip package in claim 197 206, further comprising a filter

over said second polymer layer, wherein said passive device comprises a capacitor over-

said second polymer layer.

10